* Question
| Why do you have sequential execution statements in Verilog? |
* Answer
| There are two reasons. The first is that many timing devices are time-dependent. For example, the D flip-flop is based on the principle that “every time the rising edge of the clock comes, the data at the input is stored and placed on the output port.Until the next rising edge comes.”But even if the device is described in a sequential execution statement, it is processed in parallel in the underlying and other devices. |
COMMENTS