* Question
| How to configure in FPGA active mode? |
* Answer
| In the FPGA active mode, the target FPGA actively outputs control and synchronization signals (including the configuration clock) to a serial configuration chip (EPCS1, EPCS4, etc.) dedicated to Altera. After the configuration chip receives the command, it configures the data.Send to the FPGA to complete the configuration process. |
COMMENTS