• Home
  • QUESTIONS & ANSWERS
  • Integrated Circuits (ICs)

    • Where can a subroutine be defined in the VHDL program?

    * Question

    Where can a subroutine be defined in the VHDL program?


    *     Answer

    Subroutines can be defined in three different locations of the VHDL program: packages, structures, and processes.


    RECOMMENDED FOR YOU

    Loading...
    Newer Post
    Older Post

    COMMENTS

    WORDPRESS: 0

    Leave a Reply

    Your email address will not be published. Required fields are marked *

    DISQUS: 0