* Question
| What is the relationship between signals and variables? |
* Answer
| Signals and variables have obvious differences, the difference is mainly in the way of receiving and maintaining signals and the size of the area where information is kept and transferred.The setting of variables is sometimes just a transition. The final information transmission and communication between interfaces are all done by signals.The signals in the integrated VHDL file will correspond to more hardware structures. |
COMMENTS