• Home
  • Tutorials
  • Ten Daily Electronic Common Sense-Section 73

    What is hardware reset 1?

    Hardware reset 1 is a reset generated through the RESET pin. When the power supply voltage meets the recommended operating conditions, if the RESET pin is connected to the “L” level, the pin is initialized (pin state during the period when the RESET pin level is “L”). At the same time, the oscillation circuit is initialized and the main clock starts to oscillate. If the input level of the RESET pin is changed from “L” level to “H” level, the microcontroller initializes the CPU and SFR, and starts executing the program from the address pointed to by the reset vector. Internal RAM is not initialized. In addition, if the RESET pin changes to “L” level during writing data to the internal RAM, the content of the internal RAM will be indeterminate.

    What are the design principles for obtaining high-efficiency white OLEDs?

    1. In order to reduce the driving voltage, the light-emitting layer should be thin.
    2. The HOM0 and LUM0 energy levels of the hole transport material should change stepwise.
    3. The difficulty of carrier injection is reduced by adding a carrier transport layer.
    4. The dual light-emitting layer and the host with bipolarity can expand the exciton recombination region.
    5. Adopt hole transport layer and electron transport layer with wide energy level, high LUM0 and low HOM0 energy level, and make the energy level of the transport layer match the light-emitting layer as much as possible to confine carriers and triplet excitons.

    What are the main types of device mode registers?

    Mainly divided into two categories: device global registers; device specific logical endpoint registers.

    What is simple programming?

    Simple programming refers to executing a program in sequence, and the program can contain some kind of algorithm.

    How to enter the exception execution program?

    When an exception causes a mode switch, the kernel automatically performs the following processing: save the return address of the exception handler to the LR in the corresponding exception mode, and the return after the exception handler is completed can be calculated by subtracting the offset from the value of LR. Write to PC. Save the current value of the CPSR to the SPSR in the corresponding exception mode, and the return after the exception handler is completed can restore the CPSR by the value saved in the SPSR. Set CPSR to the corresponding exception mode. Set PC as the interrupt entry vector address of the corresponding exception handler, and jump to the execution of the corresponding exception handler.

    What is photocurrent?

    The difference between the bright current and the dark current is called the photocurrent.

    What are the functions of the power management module of BQTINY-11?

    • Three-stage charging automatic control function
    • Power supply automatic selection
    • Battery overheating protection function
    • Battery pre-charging mechanism
    • Charging voltage automatic control function
    • Charge status monitoring (automatic termination and recharge function)
    • Sleep function and charging status signal output

    Which two transport protocols does the IC card support?

    The IC card supports two transmission protocols: synchronous transmission protocol and asynchronous transmission protocol.

    What is system flexibility?

    Nodes can be added directly to the LIN network without changing the software or hardware of any other slave nodes.

    What are the Virtex-5 series features?

    The latest 65nm process is adopted, combined with low-power IP blocks to reduce dynamic power consumption by 35%. In addition, 65nm Tri-Gate Oxide technology is utilized to maintain low static power consumption.


    DISQUS: 0